AdaMULTI provides a host-based (Windows 9x/NT/2000 PC or UNIX workstation) graphical environment for Power Architecture target development. Host-target connectivity is provided through a variety of means, depending on the target environment. AdaMULTI supports many Power Architecture targets, including evaluation boards from Motorola SPS (ADS and Yellowknife boards) and Motorola Computer Group (MBX and MVME boards). These boards can be accessed with a variety of interfaces:
 |
Bare board access (No RTOS or ROM Monitor) - Most Power Architecture-based boards offer an On-Chip Debugging (OCD) interface, such as JTAG, BDM, or OnCE. Such boards include the Motorola MBX-860 and 860ADS boards. AdaMULTI connects to these on-chip interfaces through Macraigor Systems Wigglers, Agilent Emulation Probes, EST visionPROBEs, and Orion ADViCEs. AdaMULTI provides a bare board runtime software package that enables programmers to develop and debug code without need for real-time operating systems, kernels, or even ROM monitors. |
|
|
Commercial RTOS support - AdaMULTI supports Power Architecture boards running Green Hills' INTEGRITY Real-Time Operating System, Tornado/VxWorks from Wind River Systems, and Raytheon's RT Secure. In all cases, AdaMULTI provides task-aware debugging. Special commands allow tasks to be stopped upon system events such as task creation. |
|
|
Custom RTOS support - AdaMULTI can be integrated with a custom RTOS through the Green Hills INDRT API. INDRT provides all the debug information needed by AdaMULTI, and is easily integrated into custom kernel code. |
|
| Instruction set simulator - The Simppc instruction set simulator interpretively executes Power Architecture programs on the host PC or UNIX workstation without the requirement of target hardware by simulating the execution of the target processor at the instruction level. Simppc provides full debug features, host I/O, command window, extended profiling and hardware break-points. Simppc also simulates target CPU cache for those processors which support it.
|
|
